AES-HS: High-Speed Encryption IP Core

Reduce your cyber risk with reliable, fast encryption

The near instantaneous high-bandwidth communication of the modern world carries with it the risk of exposure of critical data. Keeping confidential data secure from the wrong people is important to protect your customers and your business. How can you protect your data without compromising performance?

You’ll need to implement encryption on your product—and you can get that high performance with hardware accelerated encryption. The AES-HS Core is an encryption/decryption solution for FPGAs that easily scales to your needs. DornerWorks has been working on FPGA-based hardware acceleration for years, and Xilinx recommends us for design services as a Premier Member of their Alliance Program.

Features
- FIPS 140 and NIST SP800-38A compliant
- Implements AES CTR block mode to NIST FIPS 197
- Supports 128-bit and 256-bit keys
- Supports > 80 Gbps throughput on Xilinx UltraScale+ devices with a single core
- Configurable to optimize for highest performance or reduced device utilization (see below)
- AXI-4 Lite interface for configuration and control
- AXI-4 Streaming interface for input and output

Benefits
- Worry-free integration into your design, so you can protect your data without being an encryption expert
- Scalable to high-performance or high-efficiency configurations
- Unmatched performance, tested up to 80 Gbps with a single instance so you can get high performance without a dual-core solution

Target applications
- High-speed data networks
- IT infrastructure
- Video streaming
- Hardware-accelerated encryption and decryption

You shouldn’t have to be an expert in everything

Working with DornerWorks can help you resolve any of these stress creators in your team. If you’ve checked any of the boxes on this Freedom to Focus Checklist, call us today, and allow us to work with you to develop your product, take it to the next level, and provide the freedom you’re looking for to focus on your best thing.
A High-Performance IP Core Solution

The AES-HS IP Core developed by DornerWorks is a high-performance encryption and decryption IP core, implementing the AES algorithm as described in the NIST Federal Information Processing Standard (FIPS) Publication 197. It operates using the CTR block mode of operation. This implementation has been measured to provide greater than 80 Gbps of throughput—with a single instance of the core—on recent Xilinx UltraScale+ FPGA devices, and it is designed to be easily integrated into existing systems by making use of the standard AXI-4 interfaces for control and I/O.

Design Deliverables

- Fully synthesizable RTL source code
- Complete VHDL testbench with test vectors
- Example design with required demo software
- User documentation

Design Tools

- Vivado Design Suite 2016.1 or later

Device Support

- Zynq-7000, Virtex-7, Kintex UltraScale+, Zynq UltraScale+, Artix-7

Device Utilization

Want to know if the AES-HS IP will fit with your device or application? Here are a few configuration examples.

<table>
<thead>
<tr>
<th>Device</th>
<th>Config</th>
<th>Key Length</th>
<th>Performance</th>
<th>Clock</th>
<th>Slices</th>
<th>LUTs</th>
<th>FFs</th>
<th>BRAMs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Artix-7 (-1)</td>
<td>Small</td>
<td>128</td>
<td>8 Gbps</td>
<td>270 MHz</td>
<td>1600</td>
<td>4700</td>
<td>4200</td>
<td>2</td>
</tr>
<tr>
<td>Artix-7 (-3)</td>
<td>Fast</td>
<td>128</td>
<td>42 Gbps</td>
<td>333 MHz</td>
<td>3400</td>
<td>12000</td>
<td>7800</td>
<td>2</td>
</tr>
<tr>
<td>Virtex-7 (-1)</td>
<td>Tiny</td>
<td>128</td>
<td>5 Gbps</td>
<td>400 MHz</td>
<td>1100</td>
<td>2700</td>
<td>3100</td>
<td>2</td>
</tr>
<tr>
<td>Virtex-7 (-1)</td>
<td>Small</td>
<td>128</td>
<td>12 Gbps</td>
<td>400 MHz</td>
<td>1500</td>
<td>4700</td>
<td>4200</td>
<td>2</td>
</tr>
<tr>
<td>Virtex-7 (-3)</td>
<td>Fast</td>
<td>128</td>
<td>64 Gbps</td>
<td>500 MHz</td>
<td>3400</td>
<td>12000</td>
<td>8000</td>
<td>2</td>
</tr>
<tr>
<td>Virtex-7 (-3)</td>
<td>Fast</td>
<td>256</td>
<td>64 Gbps</td>
<td>500 MHz</td>
<td>4900</td>
<td>16000</td>
<td>14000</td>
<td>2</td>
</tr>
<tr>
<td>Virtex-7 (-3)</td>
<td>Fast</td>
<td>128/256</td>
<td>64 Gbps</td>
<td>500 MHz</td>
<td>5800</td>
<td>20000</td>
<td>15000</td>
<td>2</td>
</tr>
<tr>
<td>Kintex UltraScale+ (-1)</td>
<td>Small</td>
<td>128</td>
<td>17 Gbps</td>
<td>555 MHz</td>
<td>840</td>
<td>4700</td>
<td>4200</td>
<td>2</td>
</tr>
<tr>
<td>Kintex UltraScale+ (-3)</td>
<td>Fast</td>
<td>128</td>
<td>85 Gbps</td>
<td>666 MHz</td>
<td>2100</td>
<td>12000</td>
<td>8000</td>
<td>2</td>
</tr>
</tbody>
</table>

*Zynq® and UltraScale+® are trademarks of Xilinx.