Hardware Accelerated Development Strategies
Algorithm implementation on an embedded system comes with some natural limitations. These limitations are due to the reduced performance of an embedded system compared to the performance of a workstation PC used to develop and test the algorithm. One way to increase the performance envelope of your embedded system to meet the needs of your algorithm is to transition your design to use a new class of heterogeneous system-on-chip (SoC).
For software engineers familiar with working with a typical embedded microprocessor, it may seem daunting to get started with a heterogeneous embedded system. However, there are tools available that ease the transition. Additionally, selecting this kind of SoC for use in your embedded system design has advantages over a traditional microprocessor or even more complicated multicore SoCs.
This series explores methods that will allow you to optimize your heterogeneous embedded system’s performance through FPGA development.
- Algorithm implementation and acceleration on embedded systems
- Managing dynamic requirements in an embedded system
- Developing safe and robust FPGA platforms
- Multi-market FPGA applications that can grow your business